Interconnect RC delay is the limiting factor for device performance in submicron semiconductor technology. Copper and low-k dielectric materials can reduce this delay and have gained widespread acceptance in the semiconductor industry. The presence of copper interconnects provides unprecedented challenges for via cleaning technology and requires the development of novel process chemistries for improved device capability.
Introduction
Via etch-induced polymers have been known to contribute to high via resistance in back-end-of-line (BEOL) structures. The etch process can result in the deposition of organometallic residues on the bottom and sidewall of vias. Failure to remove the residue will result in higher via resistance as well as possible via voiding and reliability concerns. Post-etch residue composition is expected to be a function of several variables, including etch tool, etch chemistry, underlying metal, dielectric, plasma source, photoresist type, selectivity to underlying metal, among other factors. Typical elemental composition of polymer residue consists of C, O, F, Si, Cu, and N. The challenge for wet process cleaning is to identify a robust chemistry that will remove complex post-etch residues.
The development of solvent chemistries for Cu interconnects has been the focus of several suppliers. In general, commercial solvent formulations include fluoride, amine, or tetra methyl ammonium hydroxide (TMAH) as the base fluid. Additional components in the solvent chemistries may include a corrosion inhibitor, chelating and complexing agents, surfactants, and an organic polar solvent. The dry etch process dictates the nature of the residue, and the components of the cleaning chemistry should be tailored to the residue composition. Thus, depending on the dry etch process, the base fluid and each component in the solvent chemistry must be carefully chosen for desired removal of post-etch residues. The development of novel cleaning technology must also ensure selectivity to the underlying material and maintain feature profile for good CD control.
Experiment
This study focused on the effectiveness of wet cleans in removing post-etch residues. Several copper compatible chemistries were tested on short loop wafers. The wafer samples consisted of 130 nm technology node BEOL single inlaid via and trench structures used in six-level metal builds with Cu/FTEOS technology. The underlying Cu metal was exposed at the via bottom after dry etching of the dielectric stack. The subsequent wet clean step was targeted to remove any remaining post-etch residue in open vias landing on exposed Cu surface. Each experiment included several wafers with no wet cleans for evaluating the efficiency of the wet process chemistry.
Acid and commercially available solvent chemistries were used to evaluate post-etch cleaning efficiency. The acids were carefully chosen at an appropriate processing condition to prevent metal corrosion and maintain CD control. Several experiments were performed to optimize acid process conditions such as dilution ratio and process time. Some experiments involved surface-active additives to provide the desired underlying Cu surface characteristics. The acids included inorganic and organic varieties, whereas the solvents were either fluoride or amine-based chemistries. The wet chemistry cleans were processed on several 200 mm wafer tools such as batch, single-wafer, spray, and wet bench. In general, a minimum of four wafers were used for each chemistry to ensure statistically significant electrical data. In addition, process chemistry experiments were repeated at different via levels to acquire stacked via chain data. SEM, XPS, TOF-SIMS, AES, and electrical data were combined to understand the surface mechanism and cleaning efficiency of wet cleans.
Results and Discussion
Several studies have reported the use of acid [1, 2, 3] and solvent [4, 5] chemistries for post-etch residue removal. Furusawa et. al. showed the presence of C, O, Si, Cu, and F in the oxidized layer at via bottom using AES [1] . The use of conventional cleaning solution and dilute acid was found to lower the via resistance and improve via chain yield. Ueno et. al. reported the composition of residue as C , F, and O [2] . They found one to two monolayer coverage of CF x on via sidewall and Cu metal. The use of dilute acid removed most contaminant layers from the Cu and dielectric surface. Gambino et. al. also reported lowering of via resistance with use of dilute acids [3] . They observed a contamination layer consisting of C, F, and O on the top of the Cu surface. The wet clean removed most of the residues, greatly reducing via resistances. Several authors [4, 5] have reported the effectiveness of solvent chemistries for post-etch residue removal.
This study focused on the effectiveness of several acid and copper compatible chemistries in removing post-etch residues. Table 1 shows the relative performance of the tested chemistries. Both acid and solvent wet cleans improved via chain yields and reduced via resistance by removing some or all of the via sidewall and/or bottom residues. Fig. 1 shows a post-via etch cross-sectional SEM image with no wet cleans, and post-etch residues are visible on the via sidewall and bottom Cu metal. Figs. 2 -6 show cross-sectional SEM pictures of acid and solvent wet cleaned vias. It appears that most acid and solvent cleans were effective in removing residues from the vias. Organic acid (Fig. 6) cleaned vias but the processing conditions (T = 50°C) appeared to result in via CD increase. Some experiments revealed patches of surface roughness on Cu metal following acid wet cleans. Fig. 7 shows that via resistances were lowered by ~10% with acid and solvent wet cleans compared to no wet clean. An improvement in via chain yield with wet cleans can be seen in Fig. 8 , in which the structure tested is a large 14 million via zigzag array. Figs. 7 and 8 also indicate that simple acids perform slightly better than solvents. Via CDs measured on a CD-SEM before and after acid (acid A in Table 1 ) wet cleans showed less than 2% CD increase. DI water processing did not appear to clean vias. The DI water clean showed higher via resistance and SEM pictures were similar to no wet cleans. TOF-SIMS analysis (Fig. 9) indicated the presence of C + , CF + and CF3 + for no clean process that was reduced by more than 75% by acid wet cleans. Auger analysis (Fig. 10) showed the presence of F, C, Si, and N at the bottom and sidewall of vias. XPS analysis indicated roughly equivalent cuprous and cupric metal ions on Cu metal surface following acid wet cleans. The performance of wet chemistry was found to be independent of the tested tool.
Conclusions
Via etch processes without subsequent wet cleans can result in relatively high via resistance, presumably due to the presence of residual CF x , CuO, Cu 2 0, and organometallic (Cu, Si, C, O, F, N) compounds in vias. TOF-SIMS, AES, and XPS confirmed the presence of these elements in etched vias. SEM pictures showed the presence of etch residue on via sidewalls and underlying Cu metal. Both acid and solvent wet cleans improved via chain yields and lowered via resistance by removing some or all of the residues. Electrical via chain yield data from several experiments indicated better performance of simple dilute acids as compared to proprietary solvent chemistries.
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